Title: VIRTUAL MACHINE EMULATION IN THE MEMORY... Inventors: Chad R. Overton, et al.

Filed: October 3, 2003 Dkt. No.: 72940/02-364




FIG. 1

Title: VIRTUAL MACHINE EMULATION IN THE MEMORY..

Inventors: Chad R. Overton, et al.

Dkt. No.: 72940/02-364 Filed: October 3, 2003




FIG. 2





FIG. 3

Title: VIRTUAL MACHINE EMULATION IN THE MEMORY..

Inventors: Chad R. Overton, et al.

Dkt. No.: 72940/02-364 Filed: October 3, 2003




Title: VIRTUAL MACHINE EMULATION IN THE MEMORY..

Inventors: Chad R. Overton, et al. Dkt. No.: 72940/02-364

Filed: October 3, 2003

4/10



Title: VIRTUAL MACHINE EMULATION IN THE MEMORY...

Inventors: Chad R. Overton, et al.

Dkt. No.: 72940/02-364

Filed: October 3, 2003

5/10

				<u>_</u>						
			0	0	0	0	0	0	0	의
8-BIT BYTE REGISTERS			-	_	-	-	-	-	-	
STE			2	2	2	7	2	2	7	7
<u>=</u> G			3	3	3	3	3	က	က	3
E R	RS		4	4	4	4	4	4	4	4
X	TE		5	2	2	ည	2	2	5	5
H B	16-BIT WORD REGISTERS		9	9	9	ဖ	ဖ	9	9	9
8-B	H		2	7	/	_	7	7	2	7
	K		8	ω	80	ω	∞	80	8	∞
	≱		ဝ	6	6	6	6	တ	တ	ი
	BIT		10	10	10	10	10	9	9	9
	4	ERS.	11	7	7	11	7	11	11	11
		STE	12	12	12	12	12	12	12	12
		EGI	13	13	13	13	13	13	13	13
		D R	14	4	4	14	14	14	14	14
		OR	15	15	15	15	15	15	15	15
		 	16	16	16	16	16	16	16	16
		BLE	17	17	17	17	17	17	17	17
			18	18	18	18	18	18	18	18
			19	19	19	19	19	19	19	19
		32-BIT DOUBLE WORD REGISTERS	20	20	20	20	20	20	20	20
		ျက	21	21	21	21	21	21	21	21
			22	22	22	22	22	22	22	22
			23	23		+	23	23	23	23
			24	24	24	24	24	24	24	24
			25	25	 	+	+-	25	25	25
			26	26	+-	+	+-	26	26	26
			27	27	27	+	+-	+	27	27
			28	+	+-		+-	+-	28	28
			29	+	+-	+-	+-		29	29
			30	+	+-	+	+-	+-		+
			31	+	+	+		+-		+

R0 R2 R3 R3 R4 F7 F7 F7

0

0 0

FIG. 6

Title: VIRTUAL MACHINE EMULATION IN THE MEMORY.. Inventors: Chad R. Overton, et al. Dkt. No.: 72940/02-364 Filed: October 3, 2003

LANAIA	CANADAGAG	Continui	7 C	^	NOTES					۳	ATIS.				_
	NAINE PARAINETERS	DESCRIPTION	_	•	3				-	,	2				_
LOAD/8	LOAD/STORE/NOP							Ī	ł	ŀ	ŀ		ļ	-	
NOP		NO OPERATION				0	-	0	0	0	×	$\overline{\times}$	×××	× ×	J
٦	Rd, #VALUE	LOAD IMMEDIATE VALUE TO REGISTER				0 0	1 0	0	0	0 1	G	9	Rd	×××	 1
FDG	Rd, Rp OR #ABSOLUTE	LOAD GLOBAL VARIABLE FROM MEMORY				0 0	1 0	0	0	1 1	G	9	Rd	₽,	
STG	Rd, Rp OR #ABSOLUTE	STORE GLOBAL VARIABLE TO MEMORY				0 0	1 0	0	_	0 1	G	g	Rs	Вр	-
ቯ	Rd, #OFFSET	LOAD LOCAL VARIABLE FROM MEMORY		ADDR=SP+#OFFSET		0 0	1 0	0	1	1 1	G	С	Rd	× × ×	Ţ
STL	Rd, #OFFSET	STORE LOCAL VARIABLE TO MEMORY		ADDR=SP+#OFFSET		0 0	1 0	1	0	0 1	G	9	Rs	× × ×	ŢΠ
XXS	Rs	SIGN EXTEND REGISTER TO 32 BIT				0 0	1 0		0	1 1	ı G	Ö	Rs	× × ×	ਹਾ
MOV	Rd, Rs	REGISTER TO REGISTER MOVE				0 0	1 0	1	1	0	0 G	ပ	Rd	Rs	
TST	Rs	TEST REGISTER AND SET FLAGS	×			0 0	1 0	1	1	1	0 0	9	Rs	× ×	<u>۷</u> ا
ARITHMETIC	METIC														
ADD	Rd, Rv OR #VALUE	ADD	x x x	×		0 1	-	0 0	0	0	9	Ö	2	Rv or X	
ADC	Rd, Rv OR #VALUE	ADD WITH CARRY	×××	X		0 1	0	0 0	0	-	1 G	Ö	Rd	Rv or X	
SUB	Rd, Rv OR #VALUE	SUBTRACT	× ×	×		0 1	0	0 0	1	0	1 G	O	Rd	Rv or X	
SBC	Rd, Rv OR #VALUE	SUBTRACT WITH CARRY	×	×		0 1	0 (0 0		1	1 G	O	Rd	Rv or X	
CMP	Ra, Rv OR #VALUE	COMPARE	x x x	X		0 1	0	0 1	0	,	1 G	O	Ra	Rv or X	
ABS	Rd	ABSOLUTE VALUE				0 1	0	0	0	Ŧ	0 G	Ö	Ra	×××	×
MUL	Rd, Rv OR #VALUE	MULTIPLY		X Rd=Rd*Rv (Rd=Rd*Rv (UNSIGNED)	0 1	0	0 1	1	0	1 G	G	Rd	Rv or X	$\overline{}$
IMUL	Rd, Rv OR #VALUE	SIGNED MULTIPLY		X Rd=Rd*Rv (SIGNED)		0 1	0	0 1	-	-	1 G	Ö	쮼	Rv or X	
≥I	Rd, Rv OR #VALUE	DIVIDE		Rd=Rd/Rv (UNSIGNED)		0 1	0	1 0	0	$\dot{}$	1 G	O	28	Rv or X	
NO	Rd, Rv OR #VALUE	SIGNED DIVIDE		Rd=Rd/Rv (SIGNED)	SIGNED)	0 1	0	1 0	0	-	1 G	ڻ ت	28	Rv or X	JI
MOD	Rd, Rv OR #VALUE	MODULUS		Rd=Rd%Rv	Rd=Rd%Rv (UNSIGNED)	0 1	0	0	-	-	- G	0	Rg	Rv or X	J
MOD	Rd, Rv OR #VALUE	SIGNED MODULUS		Rd=Rd%*Rv (SIGNED)		0 1	0	0	-	-	<u>0</u>	Ö	Rd	Rv or X	JI
LOGICAL	AL														$\neg \tau$
AND	Rd, Rm OR #MASK	BITWISE LOGICAL AND				0 1	-	0 0	0	0	1 G	<u>ত</u>	Rg	Rm OR X	×
ORR	Rd, Rm OR #MASK	BITWISE LOGICAL OR				1	-	0	0	-	1 G	0	윤	Rm OR X	×Τ
XOR	Rd, Rm OR #MASK	BITWISE LOGICAL XOR				0 1	1	0 0	-	0	-	<u>ი</u>	Rd	Rm OR X	$\overline{\mathbf{x}}$
NOT	Rd	BITWISE COMPLEMENT				0 1	1	0 0	1	-	0	о С	Rg	× ×	$\overline{\mathbf{x}}$
			1	-		ł				İ	1				ı

Title: VIRTUAL MACHINE EMULATION IN THE MEMORY...
Inventors: Chad R. Overton, et al.
Dkt. No.: 72940/02-364 Filed: October 3, 2003

NAME	NAME DADAMETERS	DESCRIPTION	ZCN	V NOTES		BITS	S			
I VIII			7							T
SHIFT			-		0	3	ᆫ	70	á	Т
TST	Rd, Rn	LOGICAL SHIFT LEFT		SHIFT LEFT, ZERO FILL	0	<u> </u>		함 :	ا کا	Т
LSR	Rd, Rn	LOGICAL SHIFT RIGHT		SHIFT RT, ZERO FILL	0	=		22	동	-r
	Rd, Rn	ARITHMETIC SHIFT RIGHT		SHIFT RT, SIGNBIT FILL	1 0 0 0	1 0		2	됩	Т
ROR	Rd, Rn	ROTATE RIGHT	×	ROT RT INTO CARRY	1 0 0 0	1 10		22	찞	Т
	Rd, Rn	ROTATE RIGHT EXTENDED	×	ROT RT THRU CARRY	1 0 0 0 1	0 0 0	<u>ပ</u>	R.	됩	\neg
T		CLEAR CARRY	×		1 0 0 0 1	0 1 0		×		×T
STC		SET CARRY	×		1 0 0 0 1	1 0	×	×		×T
CMC		COMPLEMENT CARRY	×		1 0 0 0 1	1 1 0	×	×××	×	×T
BRANCH	Ι.						ļ	E	L.	
JMP	#OFFSET	JUMP		ALWAYS	1 0 1 0 0	0 0	힐	×		•
JEO	#OFFSET	JUMP EQUAL		Z SET	1 0 1	0 1	0	×	_	×T
NE BR	#OFFSET	JUMP NOT EQUAL		Z CLEAR	1 0 1 0 0	1 0 1	0	×		×T
굨	#OFFSET	JUMP PLUS		N CLEAR	1 0 1 0 0	- - -	0	$\overline{}$	_	×I
ΙM	#OFFSET	JUMP MINUS		N SET	1 0 1 0 1	0 0 1	0	×		×
JLO	#OFFSET	JUMP LOWER (UNSIGNED COMPARE)		C CLEAR	1 0 1 0 1	1	0	×		
SHS	#OFFSET	JUMP HIGHER SAME (UNSIGNED COMPARE)		C SET	1 0 1 0 1	1 0 1	0	×		
Σ	#OFFSET	JUMP OVERFLOW CLEAR		V CLEAR	1 0 1 0 1	1 1	0	×××	\rightarrow	
SVC	#OFFSET	JUMP OVERFLOW SET		VSET	1 0 1 1 0	0 0	0			1
	#OFFSET	JUMP GREATER THAN (SIGNED COMPARE)		Z CLEAR AND N=V	1 0 1 1 0	0 1 1	0	× ×	×	×
	#OFFSET	JUMP GREATER EQUAL (SIGNED COMPARE)		N=V	1 0 1 1 0	1 0 1	0		×	
JLT	#OFFSET	JUMP LESS THAN (SIGNED COMPARE)		N<>V	1 0 1 1 0	1 - 1	0			_
JLE	#OFFSET	JUMP LESS EQUAL (SIGNED COMPARE)		Z SET OR N<>V	1 0 1 1	0 0	0	1.		_
夷	#OFFSET	JUMP HIGHER (UNSIGNED COMPARE)		C SET AND Z CLEAR	1 0 1 1 1	0 7	0		×	
JLS	#OFFSET	JUMP LESS SAME (UNSIGNED COMPARE)		C CLEAR OR Z SET	1 0 1 1	1 0 1	\rightarrow	×××	×	
CALL	Rp OR #ABSOLUTE(32)	CALL SUBROUTINE		PUSH PC, CALL	1011	1 1 1	0	&	×	<u>×</u>
STACK					-		Ŀ	-		
PUSH	R	PUSH Rs ONTO STACK		SP=SP-SIZEOF(Rs),*SP=Rs	0	0	ပ	Rs		× :
POP	Rd	POP Rd FROM STACK		RD=*SP,SP=SP+SIZEOF(Rd)	1 1 0 0	0 0 1 0	0	<u>ڇ</u>	×	×
GATE CALI	CALL				-	- - -	-		[:	7
GCALL	Rg	Rg IS ADDRESS VALUE IN SYMBOL TABLE			1 1 1 0 0 0 0 0 0 0 0	0 0 0	00	P.G	×××	×

THE VIKTUAL MACHINE EMOLATION IN THE MEMORY...

Inventors: Chad R. Overton, et al.

Dkt. No.: 72940/02-364 · Filed: October 3, 2003




FIG. 9




FIG. 10

Title: VIRTUAL MACHINE EMULATION IN THE MEMORY...

Inventors: Chad R. Overton, et al.

Dkt. No.: 72940/02-364 Filed: October 3, 2003




FIG. 11




FIG. 12

Title: VIRTUAL MACHINE EMULATION IN THE MEMORY...

Inventors: Chad R. Overton, et al. .

Dkt. No.: 72940/02-364

Filed: October 3, 2003




FIG. 13